assignment2.pdf

3 Pages
141 Views

Department
Electrical Engineering and Computer Science
Course Code
EECS 2021
Professor
Hamzeh Roumani

This preview shows page 1. Sign up to view the full 3 pages of the document.
Description
CSE 2021: Computer Organization Fall 2010 Assignment # 2: ALU Design and Datapath Due Date: December 06, 2010 Please note that a short quiz based on Assignment 2 will be held in class on Monday, December 06, 2010 to assess your performance. Students should complete the assignment accordingly. Good luck! Question 1: (Digital Logic Design) Instead of using 2's complement to handle subtraction, an unconventional machine uses a different approach. It performs subtraction in the ALU by using a subtractor logic circuit obtained by cascading several 1-bit subtractors. A 1-bit subtractor is explained below. A full 1-bit subtractor has three 1-bit inputs (two data inputs and a borrow input from the previous stage) and two 1-bit outputs (a difference bit and a borrow output bit to the next stage). A full subtractor is shown in fig.1 where the data inputs are represented by a and b. We perform the operation (a – b). Borrowin (bin) a + 1-bit Difference b − Subtractor (D) Borrowout (bout) Fig. 1: Schematic diagram for a 1-bit subtractor Just as adding two numbers bit-by-bit generates carries, subtracting two numbers generates borrows that ripple from one bit position to the next. A 1 borrowed by the previous bit is shown in fig. 1 as the borrow-in bit (bin) and is an input to the subtractor. If needed, a 1 is borrowed from the next bit location to perform the subtraction (a – b) and is an output, shown as borrow-out (bout) in fig. 1. For the 1-bit subtractor illustrated in fig. 1: a) Draw the truth table with three inputs (a, b, and bin) and two outputs (bout and D). b) Based on the truth table sketched in a), derive a Boolean expression in sum-of-product representation for each of the outputs (bout and D). c) Using AND, OR, and NOT gates, draw digital circuits that implement the outputs (bout and D) from the inputs (a, b, and bin). d) Using the schematic shown in fig. 1, implement a 32-bit subtractor. 1 Question 2: A binary-to-seven segment decoder [1] is a combinational circuit that converts a decimal digit expressed in binary to appropriate code for the selection of segments in a display indicator illustrated in fig. 2 a f b g e c d Fig. 2: Segment designation in a seven segment decoder that is used to display a decimal digit in the familiar ever day format. The binary-to-seven decoder has four inputs, say w, x, y, and z that represent the 4-bit binary representation of the decimal digit to be displayed. The seven outputs of the decoder (a, b, c, d, e, f, and g) select the corresponding segments in the display are shown in fig. 3 to highlight the numeric digits being displayed. a a a b g b g b f g b f g c e d d c c d c a a a a a f b f b f b f g g g b e c c e c c e
More Less
Unlock Document

Only page 1 are available for preview. Some parts have been intentionally blurred.

Unlock Document
You're Reading a Preview

Unlock to view full version

Unlock Document

Log In


OR

Join OneClass

Access over 10 million pages of study
documents for 1.3 million courses.

Sign up

Join to view


OR

By registering, I agree to the Terms and Privacy Policies
Already have an account?
Just a few more details

So we can recommend you notes for your school.

Reset Password

Please enter below the email address you registered with and we will send you a link to reset your password.

Add your courses

Get notes from the top students in your class.


Submit