CS 2150 Lecture Notes - Lecture 14: Calling Convention, Instruction Register, Subroutine
18 Feb 2016
School
Department
Course
Professor
Document Summary
Huge design problem but very useful for marketing. The flop was itanium and instead, designed amd. Ibcm vs x86: ibcm has one register whereas x86 has 6. are all 4 bytes, x86 instructions range from 2 bytes to 17 bytes: fetch-execute cycle: if you look at instruction register and program counter, they seem similar. Cl is the lowest 8 bits of the esx register. Incorrect statements: mov eax, [ebx-ecx] -> can not subtract two registers, mov[eax + esi + edi], ebx -> can"t add 3 registers, mov [4 * eax + 2 * ebx], ecx -> only pre-multiply 1 register. In memory, stack at the end and heap at the beginning: add,sub: , f. Jmp : go to instruction address specified by label. Control instructions: operand1: can be or , , or iii. jcc: uses machine status word which holds information about the result of the last instruction.
