1 Page
Unlock Document

University of Alberta
Electrical and Computer Engineering

Fall 2013 ECE 304 Assignment 4 Page 1 of 1 Due: October 31 2013, 8:00 am in seminar or anytimebefore in ECE304 drop box 1) In a Pseudo-NMOS inverter, determine the width ratio of the transistor that produces a low output voltage of 0.1V DD as logic “0” assuming µ =3µ n UsepON resistance approximation instead of complete I-V equations for transistors to calculate the output voltage. 2) Sketch transistor-level circuit diagram of CMOS, pseudo-nMOS, and CVSL logic circuits that implements the function: F = [A(B+C.(D+EG))]’ 3) Calculate the dynamic power dissipated in a static CMOS DSP consisting of two million gates where one quarter of the gates operate at full clock frequency and at nominal voltage and the rest of the gates operate at half clock frequency and at 80% of nominal voltage. The average activity factor for all gates is 20%, the clock frequency is 1 GHz, the nominal voltage is 1.8 V, and the average load capacitor is 2 fF per gate. 4) Design an asymmetric 3-input NOR gate that favors a critical input over the other two. Choose the transistor sizes in the pull-up network so that the
More Less

Related notes for ECE302

Log In


Don't have an account?

Join OneClass

Access over 10 million pages of study
documents for 1.3 million courses.

Sign up

Join to view


By registering, I agree to the Terms and Privacy Policies
Already have an account?
Just a few more details

So we can recommend you notes for your school.

Reset Password

Please enter below the email address you registered with and we will send you a link to reset your password.

Add your courses

Get notes from the top students in your class.