SOEN 228 Chapter Notes - Chapter 4: Tempo, P-Glycoprotein, Operand
Document Summary
Fetch phase for simple cpu organization (#4, cpu diagram)2. Fetch-execute of a complete instruction (single bus organization)7. Fetch phase for simple cpu organization (#4, cpu diagram: take instruction on instruction input line and loads into ir. T1: bus rsrc, ld_temp: places source into temp. New fetche phase: sc 0 command: clears the counter back to state t0 and commences. Add rsrc, rdest; rdest= rsrc + rdest. Temp bus: shorthand notation : temp rsrc. T1: bus rsrc, lo rdest, sc . Control unit may be built using sequence counter method. Control signals can be obtained by a boolean expression: list of boolean equations for control signals: Explanation of single-bus organization which are connected to address lines via tri-state buffers: output of mar connected to address line of m. m. via tri-state. Allows other units (except cpu) to drive address lines of m. m. Only cpu & mdr places information of address line of memory.