VERILOG SIMULATIONS (DIGITAL ELECTRONICS) Lecture 3: Divisibility_Check : The aim is to design a circuit that takes 8 bit binary input and gives output "1" if the aggregate binary input is divisible by n where n is a positive integer.