🏷️ LIMITED TIME OFFER: GET 20% OFF GRADE+ YEARLY SUBSCRIPTION →
Pricing
Log in
Sign up
guevara0614
Lv2
Indian Institute of Technology - IIT Kharagpur
0
Followers
0
Following
0
Helped
Follow
Ask question
Answers
0
Uploads
6
Likes
0
UPLOADS
Published
6
Published Document
Search course
ALGEBRA Lecture 1: Linear Algebra and Numerical Analysis notes graduate level
guevara0614
88
10
VERILOG SIMULATIONS (DIGITAL ELECTRONICS) Lecture Notes - Verilog, Sequential Circuits, And Gate
guevara0614
9
12
VERILOG SIMULATIONS (DIGITAL ELECTRONICS) Lecture 4: Demultiplexer and 8bitALU : The report shows the implementation of 1x8 demultiplexer and 8bit ALU using data flow modelling in verilog.
guevara0614
6
8
VERILOG SIMULATIONS (DIGITAL ELECTRONICS) Lecture 3: Divisibility_Check : The aim is to design a circuit that takes 8 bit binary input and gives output "1" if the aggregate binary input is divisible by n where n is a positive integer.
guevara0614
4
6
VERILOG SIMULATIONS (DIGITAL ELECTRONICS) Lecture 2: Barrel_Shifter_verilog : Implement the structural model of barrel shifter in verilog that performs logical shift left or shift right based on the control input
guevara0614
7
10
VERILOG SIMULATIONS (DIGITAL ELECTRONICS) Lecture Notes - Combinational Logic
guevara0614
7
7
Weekly leaderboard
Start filling in the gaps now
Log in
New to OneClass?
Sign up
Back to top