ITI 1100 Lecture Notes - Combinational Logic, Binary-Coded Decimal, Propagation Delay

20 views10 pages

Document Summary

Lecture 8 - gate level minimization (chapter 4 part 1) New output appear shortly after changed inputs (propagation delay) A circuit that translates one binary code to another. Example: bcd to excess 3 code converter. Bcd inputs 1010 to 1111 are don"t care conditions. Two-level and-or implementation for the circuit can be obtained directly from the. Further manipulation can be done on the function to allow use of common gates for multiple output circuits. Thus there are several possibilities fro the implementation. The following shows the implementation with 3 levels of gates. The half adder accepts two binary digits on its inputs and produces two binary digits on its outputs: a sum bit and a carry bit. Full adder (see other implementations in chap 2. ) Design a code converter logic circuit that converts a decimal digit from the 8, 4, -2, -1. Use abcd (a is the most significant and d is the least significant) for input variables and.

Get access

Grade+20% off
$8 USD/m$10 USD/m
Billed $96 USD annually
Grade+
Homework Help
Study Guides
Textbook Solutions
Class Notes
Textbook Notes
Booster Class
40 Verified Answers
Class+
$8 USD/m
Billed $96 USD annually
Class+
Homework Help
Study Guides
Textbook Solutions
Class Notes
Textbook Notes
Booster Class
30 Verified Answers

Related Documents

Related Questions